High-Speed Signaling Jitter Modeling, Analysis, and Budgeting

  • ISBN 13:


  • ISBN 10:


  • Edition: 1st
  • Format: Hardcover
  • Copyright: 10/06/2011
  • Publisher: Prentice Hall

Note: Not guaranteed to come with supplemental materials (access cards, study guides, lab manuals, CDs, etc.)

Extend Your Rental at Any Time

Need to keep your rental past your due date? At any time before your due date you can extend or purchase your rental through your account.

Sorry, this item is currently unavailable.


As data communication rates accelerate well into the multi-gigahertz range, ensuring signal integrity both on- and off-chip has become crucial, and high-speed signal integrity engineering has grown into one of today's most important engineering disciplines. This book brings together cutting-edge contributions from the field's most respected practitioners and researchers, including leaders at Rambus, MIT, and the University of California, Berkeley. Edited by pioneering experts Dan Oh and Chuck Yuan, these contributors illuminate the newest design challenges in signal integrity and power integrity (SI/PI). They summarize emerging issues and new modeling/analysis methodologies used by leading companies such as Rambus, Intel, and IBM; and thoroughly cover high-speed signaling analysis, including signal and power integrity with on-chip device jitter. Throughout, this book focuses on understanding the "big picture" - now essential to predicting overall link performance. You will find innovative modeling and design methodologies for high-speed signaling, including statistical link simulation; experiment design; signal conditioning (EQ); modeling on-chip noise; modeling random and power-supply noise; on-chip measurement, and more. Published and validated in numerous conferences and journals, all these techniques are now described in detail in easy-to-read book format for the first time.

Author Biography

Read more

Table of Contents

Read more

Write a Review