FREE SHIPPING BOTH WAYS

ON EVERY ORDER!

LIST PRICE:

$160.00

Sorry, this item is currently unavailable.

ISBN: 9780130891617 | 0130891614

Edition: 2ndFormat: Hardcover

Publisher: Prentice Hall

Pub. Date: 1/1/2011

Because Knetbooks knows college students. Our rental program is designed to save you time and money. Whether you need a textbook for a semester, quarter or even a summer session, we have an option for you. Simply select a rental period, enter your information and your book will be on its way!

- We have the lowest prices on thousands of popular textbooks
- Free shipping both ways on ALL orders
- Most orders ship within 48 hours
- Need your book longer than expected? Extending your rental is simple
- Our customer support team is always here to help

This first edtion book covers the key design problems of modeling, architectural tradeoffs, functional verification, timing analysis, test generation, fault simulation, design for testablility, logic synthesis, and post-synthesis verification. The author's focus is on developing, verifying, and synthesizing designs of digital circuits rather than on the Verilog language. Some of the topics covered in this book include Digital Design Methodology, Combinational Logic, Sequential Logic Design, Logic Design with Verilog, and Programmable Logic and Storage Devices. For professional engineers interested in learning Verilog by example, in the context of its use in the design flow of modern integrated circuits.